

## Supporting Information


### **Role of annealing temperature on the sol-gel synthesis of VO<sub>2</sub> nanowires with *in situ* characterization of their metal-insulator transition**

Y.-R. Jo<sup>1</sup>, S.-H Myeong<sup>1</sup>, and B.-J. Kim<sup>1\*</sup>


<sup>1</sup>School of Materials Science and Engineering, Gwangju Institute of Science and Technology (GIST), 123 Cheomdangwagi-ro, Buk-gu, Gwangju, South Korea

#### **Corresponding Author**


\*E-mail: (B.J.K.) [kimbj@gist.ac.kr](mailto:kimbj@gist.ac.kr)




**Figure S1.** The SAED pattern including poly crystalline rings of (011), (200) and (220) lattice planes of VO<sub>2</sub> M1 phase as shown in Figure 2h.



**Figure S2.** Representative EDS spectrum data of the samples annealed at various temperatures.



**Figure S3.** The SEM image of the individual VO<sub>2</sub> nanowire device fabricated on a customized Si<sub>3</sub>N<sub>4</sub> TEM grid, and analyzed in Figures 4 and 5.



**Figure S4.** (a) The TEM BF image of the individual VO<sub>2</sub> nanowire device fabricated on a customized Si<sub>3</sub>N<sub>4</sub> TEM grid, and analyzed in Figures 4 and 5. (b and c) The SAED patterns of the M1 and R phases of the nanowire in Figure S4(a), respectively. (d and e) The HRTEM images with their corresponding FFT patterns of the M1 and R phases of the nanowire in Figure S4(a), respectively. The growth direction of the wire is [100].