Supporting Information for

Nanoristors: Highly Uniform, Sub-500-Millivolt, Large-Scale, and Robust Molybdenum Disulfide Nanograined Memristors

Gunhoo Woo,^{a,*} Hyeong-U Kim,^{b,*} Byung Chul Jang,^{c,*} Muhammad Naqi,^d Seongin Hong,^e Arindam Bala,^d Seunghun Kang,^d Yunseok Kim,^d Sunkook Kim,^{d,+} Taesung Kim,^{a,f,+} Jae-Joon Kim^{g,+} and Hocheon Yoo^{h,+}

^aSKKU Advanced Institute of Nanotechnology, Sungkyunkwan University (SKKU), Suwon, Republic of Korea

E-mail: tkim@skku.edu

^bPlasma Engineering Laboratory, Korea Institute of Machinery and Materials (KIMM), Daejeon, Republic of Korea Address here.

^cSchool of Electronics and Electrical Engineering, Kyungpook National University, 41566 80 Daehakro, Bukgu, Daegu, Republic of Korea

^dSchool of Advanced Material Science and Engineering, Sungkyunkwan University (SKKU), Suwon, Republic of Korea

E-mail: seonkuk@skku.edu

^eDepartment of Physics, Gachon University, Seongnam13120, Republic of Korea

^fSchool of Mechanical Engineering, Sungkyunkwan University (SKKU), Suwon, Republic of Korea.

^gDepartment of Electrical and Computer Engineering and Inter-university Semiconductor Research Center, Seoul National University, Seoul 08826, Republic of Korea

E-mail: kimjaejoon@snu.ac.kr

^hDepartment of Electronic Engineering, Gachon University, Seongnam, Republic of Korea E-mail: hyoo@gachon.ac.kr

* These authors contributed equally to this work.

[†]Corresponding authors: *seonkuk@skku.edu, tkim@skku.edu, kimjaejoon@snu.ac.kr,* hyoo@gachon.ac.kr

1

Index

Fig. S1 Performance comparison of the proposed device with previous work.

Fig. S2 HRTEM cross-section view of the MoS_2 prepared to depend on Ar/H_2S injected gas ratio.

Fig. S3 Time-dependent HR-TEM cross-section view images of the MoS₂

Fig. S4 Image of 4-inch scale PECVD grown MoS₂ layer synthesized on the SiO₂/Si wafer.

Fig. S5 Raman spectra of (a) the PECVD-grown MoS₂ and (b) CVD-grown MoS₂.

Fig. S6 Raman mapping image of MoS₂ layer (20 μ m \times 20 μ m size).

Fig. S7 XRD result of the PECVD grown nanograin MoS₂

Fig. S8. The roughness average (Ra) of a measured current value for the pristine state, LRS state, and HRS state.

Fig. S9 Switching polarity control by swapping the applied voltage.

Fig. S10 Characterization of the MoS₂ nanoristor device with various conditions.

Fig. S11 Memristive performance comparison with CVD-grown MoS₂ base memristor device.

Fig. S12 Optical image of Nanoristors depending on metal line width of electrodes

Fig. S13 5 cycles I-V curves along to width of the electrode.

Fig. S14 The switching current ratio (I_{LRS}/I_{HRS}) as a function of electrode linewidth (3 to 10 μ m).

Fig. S15 The result of conductance updates for the nanoristor with varying the electrodes linewidth.

Fig. S16 Read-disturb immunity characteristics during the depression process.

Fig. S17 *I-V* curve of the nanoristor operated in pulse programming mode.

Fig. S18 Device-to-system simulation for the face classification.

Fig. S19 Synaptic plasticity of MoS₂ nanoristor and its fitting curve

Fig. S20 Water transfer process.

Fig. S21 SEM images of the cantilever tip used in CAFM measurement

Table S1. Comparison of memristor performance with previous research.

 Table S2.
 Summarized fitting parameters.

Supplementary information 1. The ANN simulation process



Fig. S1 Performance comparison of the proposed device with previous work. (a) Plot of cyclenumber versus set voltage, and (b) plot of set voltage deviation versus number of devices. (c)Plotofgrainsizeversuscyclenumbers.

Structure	Set (V)	Reset (V)	Endurance cycles (pulse)	Retention time(s)	Fabrication Methods	Uniformity (set/reset)(V)	Scale	Year	Ref.
Ag/ MoS₂ (PECVD)/Au	-0.38	0.28	~2 ^{.2} × 10 ³ (~5.3 × 10 ⁵)	>2.5 × 10 ⁴	PECVD	±0.12/±0.04	Large-area (40 devices)	2023	This work
Pd/WS ₂ /Pt	0.60	-0.20	75	3.5×10^{3}	liquid dispersion	N/A	Flake (1 device)	2019	Ref ^{S1}
ITO/BP@PS/ITO	- 0.50	2 .00	50	104	liquid dispersion	N/A	Large-area (1 device)	2020	Ref ^{S2}
MoS ₂ /NbS ₂ /NbO _x	1.00	-1.00	1.5 × 10 ³	3.6 × 104	CVD	N/A	Flake (1 device)	2020	Ref ^{S3}
Cu/MoS ₂ /Au	0.25	-0.15	20	1.8 × 104	MOCVD	±0.22/±0.14	Large-area (16 devices)	2019	Ref ^{S4}
Ag/1T-MoS ₂ /Ag	0.66	-0.98	10 ³	N/A	exfoliation	N/A	Flake (1 device)	2019	Ref ^{S5}
Au/Ti/Gr/h- BN/Gr/Au	3.50	-1.00	$_{3} \times _{10^{2}}$	N/A	CVD	N/A	Large-area	2019	Ref ^{S6}
Al/MoS ₂ -MoO _x /Al (unipolar)	-5.00	-0.50	10 ²	104	colloidal synthesis	±0.5/±0.3	Large-area (50 devices)	2018	Ref ^{s7}

Table S1. Comparison of memristor performance with previous research.



Fig. S2 HRTEM cross-section view of the MoS_2 prepared at the condition of (a) Ar:H₂S = 50:50

sccm, (b) $Ar:H_2S = 10:50$ sccm. (scale bar = 10 nm)



Fig. S3 HR-TEM cross-section view images of the MoS₂ synthesized for (a) 10 min, (b) 30 min,

and (c) 90 min.



Fig. S4 Image of 4-inch scale PECVD grown MoS_2 layer synthesized on the SiO₂/Si wafer.



Fig. S5 Raman spectra of (a) the PECVD-grown MoS₂ and (b) CVD-grown MoS₂.



Fig. S6 Raman mapping image of MoS $_2$ layer (20 $\mu m~\times~$ 20 μm size). (a) A_{1g} and (b) E^{1}_{2g} mode.



Fig. S7 XRD result of the PECVD grown nanograin MoS_2 which the grain size is estimated as 4.0 nm scale.

The grain size of nanograin MoS₂ is calculated with the Scherrer formula:

$$D_p = \frac{0.94 \,\lambda}{\beta \cos \theta}$$

Where D_p is average crystalline size, β is line broadening in radians, θ = Bragg angle, λ = X-ray wavelength. In this case, we calculated the grain size using the peak at 13.1 degree which is closely related to MoS₂ crystal. The full width at Half Maximum (FWHM) is inserted in β , and λ is 0.16418. Consequently, the grain size is estimated as 4.00 nm, showing a significantly matched value with the TEM result.



Fig. S8 The roughness average (Ra) of a measured current value for the pristine state, LRS state, and HRS state.



Fig. S9 Switching polarity control by swapping the applied voltage. (a) Au electrode set as ground, and (b) silver electrode set as ground.



Fig. S10 Characterization of the MoS_2 nanoristor device with various conditions. (a) 20 times sweeping voltage from -0.5 V to 0.5 V of the MoS_2 nanoristor in the vacuum state. (b) 10 times sweeping voltage from -1 V to 1 V of the Au/Ti/MoS₂/Au/Ti vertical structure. (c) Current behavior of the nanoristor which is fabricated on PI-substrate (sweeping voltage range: -0.5 V to 0.5 V)



Fig. S11 (a) Optical image of memristor based on CVD-grown MoS₂. (Scale bar: $30 \mu m$). (b) Typical *I-V* curve of CVD-grown MoS₂ memristor. (c) Bipolar switching curve of CVD-grown memristor with 10 times cumulative sweep. (d) Measured retention about 10^4 retention time at -100 mV read voltage.

To compare with the proposed nanograin MoS_2 memristor device, single crystalline MoS_2 was synthesized by chemical vapor deposition (CVD) process. CVD-grown MoS_2 (micrometersized grains) was transferred on patterned Au/Ti (50 nm/5 nm) bottom electrode (BEs) and top electrode (TEs) patterned of Ag (50 nm) was subsequently patterned by lift-off process mentioned in experimental section. The fabricated triangle shaped CVD-grown MoS_2 memristor device has a line width of 3 µm, shown in Fig. S5(a), S5(b) and S5(c) show a bipolar switching and 10 times sweep I-V curve of CVD-grown MoS_2 with set voltage (V_{set}) = -260 mV. However, the CVD-grown MoS_2 memristor exhibit unstable device performance with unclear reset voltage (V_{reset}) and poor repeatability in comparison to the proposed nanoristor device. Furthermore, the retention characteristics also showed instability in which the resistance state was not stably maintained in the CVD-grown MoS_2 memristor (Fig. S5d). Based on the above results, it is concluded that larger grain size and lack of defect sites in the CVD-grown MoS_2 resulted in the unstable memristive operation.



Fig. S12 Optical image of Nanoristors depending on metal line width of electrodes (Scale bar: 50 μ m). (a) 3 μ m, (b) 4 μ m, (c) 5 μ m, (d) 6 μ m, (e) 7 μ m, (f) 8 μ m, (g) 9 μ m, and (h) 10 μ m.



Fig. S13 5 cycles I-V curves along to width of the electrode. (a) 3 μ m, (b) 4 μ m, (c) 5 μ m, (d) 6 μ m, (e) 7 μ m, (f) 8 μ m, (g) 9 μ m, and (h) 10 μ m.



Fig. S14 The switching current ratio (I_{LRS}/I_{HRS}) as a function of electrode linewidth (3 to 10 μ m).



Fig. S15 (a) The result of conductance updates for the nanoristor with varying the electrodes linewidth (3, 5, and 8 μ m). (b) Extracted dynamic range from the LTP/LTD curves measured under various electrode dimension conditions.



Fig. S16 Read-disturb immunity characteristics during the depression process.



Fig. S17 *I-V* curve of the nanoristor operated in pulse programming mode.

The energy consumption during the programming and erasing can be estimated with the following equation:

$E = V \times I \times T_{pulse width}$

Here, E demote the energy consumption of the nanoristor during the programming and erasing process. V , I , and $^{T}_{pulse\,width}$ means applied voltage, drain current, and pulse width, respectively. The read and write energy consumption of the nanoristor is estimated as 44.4 nJ for reading and 2.10 μ J for writing.

Supplementary information 1. The ANN simulation process

For the device-to-system simulation, we designed a two-perceptron artificial neural network (ANN) system for face recognition. The ANN with two crossbar architectures consists of 1024 input neuron layers, 20 middle neuron layers, and 3 output neuron layers, as shown in Fig. S18(a). In the face recognition system, an image sensor detects a human face and the detected pixels are converted into presynaptic spikes (V_{pre}) with delayed pulse timing to encode the analog information of pixel intensities (Fig. S18(b)).

In the input neuron layer, the input neurons consist of a waveform generator connecting the image sensor and a CMOS inverter. The 1024 input neurons are connected to pixels in the face image to emit V_{Pre} . As shown in Fig. S18(a), the presynaptic spikes (V_{pre}) emitted from the input neurons trigger the MoS₂ nanoristor-based synapse devices connected with the postsynaptic neurons to induce postsynaptic currents (I_{post}) based on the conductance of MoS₂ nanoristor. The I_{post} are integrated at a leaky integrator in the postsynaptic neuron. When the output voltage of the leaky integrator by the accumulated I_{post} is higher than a threshold voltage (V_{th}), the postsynaptic neuron utilizes a feedback network to fire a postsynaptic spike (V_{post}) through the waveform generator. Subsequently, the synaptic weights between the input neuron and the middle neurons can be updated using the correlation of the presynaptic and postsynaptic spikes by the STDP learning rule. This process clusters similar human images. Furthermore, the V_{Pre} emitted from the input neurons also trigger MoS₂ nanoristors between the middle and output neurons, integrating I_{Post} at the leaky integrators in the output neurons. The corresponding target value determined by a specific person's label to classify a human's face image is given for each training process as follows: the corresponding target value is loaded to the lower $V_{\rm th}$ at the comparator of the corresponding target output neuron and into the higher $V_{\rm th}$ at the other output neurons. Then, the target output neuron with the low $V_{\rm th}$ and other output neurons with the high V_{th} emit the V_{pot} for the potentiation process and the V_{dep} for the depression process into MoS_2 nanoristors between the middle and the output neurons, respectively. If an output neuron generates a V_{post} , it also sends inhibitory signals to other neurons in the output layer in order to prevent the other neurons from firing during the refractory time. This lateral inhibition enables to prevent all neurons from learning in a similar image. It also promotes competitive learning that corresponds to a winner-takes-all mechanism.

The delayed timing of the presynaptic spike (t_{pre}) is encoded from 0 to 20 µs proportional to the intensity of the image pixel (Fig. S18(b)). In the input neuron, a specific voltage can be applied to MoS₂ nanoristors through the CMOS inverter. The V_{dd} of PMOS in the CMOS inverter corresponds to a reading voltage (V_{Read}) of -0.1 V, while V_{ss} of NMOS corresponds to the V_{post} emitted by the following neuron. The applied voltage to MoS₂ nanoristors-based synapse device (V_{syn}) depends on the timing difference ($\Delta t = t_{pre} - t_{pst}$) of the V_{pe} and V_{pst} via CMOS inverter. Hence, the correlation between V_{pre} and V_{post} induces either the potentiation process ($\Delta t > 0$) or the depression process ($\Delta t < 0$) of MoS₂ nanoristors.



Fig. S18 Device-to-system simulation for the face classification. (a) Two-crossbar array architecture for two-perceptron ANN. (b) The timing of the pre-spike encoded by the intensity of the input pixel. (c) The designed overlapping pulse scheme to implement the simplified STDP scheme. (d) Circuit diagram of the neuron circuit.



Fig. S19 Synaptic plasticity of MoS₂ nanoristor and its fitting curve

In the device-to-system simulation, we mathematically modeled the conductance modulation of MoS₂ nanoristors as a function of the number of pulses to update the synaptic weights according to the experimentally measured synaptic plasticity of MoS₂ nanoristors shown in Figure 5a (Figure S13). The conductance modulation (ΔG) results from the simplified STDP model, indicating that ΔG relies only on the present conductance (G_{present}). The following equation can be derived from the fitted curve using experimental data:

 ΔG

$$= \left[\left(G_{HGS_p}^{a_p} - G_{LGS_p}^{a_p} \right) \cdot \left\{ \left(G_{present} \cdot 10^{3 \cdot a_p} - G_{LGS_p}^{a_p} \right) / \left(G_{HGS_p}^{a_p} - G_{LGS_p}^{a_p} \right) + 1/19 \right\} + G_{LGS_p}^{a_p} + G_{LGS_p}^{a_p} + 1/19 \right\} + G_{LGS_p}^{a_p} + 1/19 = 0$$

(in potentiation)

 ΔG

$$= \left[\left(G_{HGS_d}^{a_d} - G_{LGS_d}^{a_d} \right) \cdot \left\{ \left(G_{present} \cdot 10^{3 \cdot a_d} - G_{LGS_d}^{a_d} \right) / \left(G_{HGS_d}^{a_d} - G_{LGS_d}^{a_d} \right) - 1/1 \right\} \right]$$

$$G_{present}$$

(in depression)

where G_{HGSp} is the highest conductance state in the potentiation, G_{LGSp} is the lowest conductance state in the potentiation, $G_{present}$ is the present conductance state, a_p is the degree of deflection of the fitted curve from the measured data in the potentiation, and G_{LRSd} ,

 G_{HRSd} , a_{d} are applied to the case of depression. Table S2 provides the parameters used in this device-to-system simulation.

 Table S2.
 Summarized fitting parameters.

	G _{LGSp}	G _{HGSp}	a _p	G _{LRSd}	G _{HRSd}	a _d
value	517	191	1.2	517	191	-4.8

To simulate the leaky integrator, the integrated I_{post} was modeled using the following equation:

$$\tau \frac{dX}{dt} + X = I_{Post},$$

where the state variable (^X) is the output voltage of the integrator, and τ is a leak-time constant (= 100 µs).



Fig. S20 (a) initial MoS_2 layer, (b) MoS_2 layer aged for 24 hours, and (c) transferred MoS_2 layer onto SiO_2/Si wafer. Images of MoS_2 layer transfer process which show (d) dipping the $MoS_2/SiO_2/Si$ sample in the DI-water, (e) separated MoS_2 layer from SiO_2/Si wafer, and (f) floating MoS_2 layer.



Fig. S21 SEM images of the cantilever tip used in CAFM measurement with a magnification of (a) \times 300, (a) \times 2,000, (a) \times 40,000, and (a) \times 100,000.

Reference

- Yan, X. B., Zhao, Q. O. L., Chen, A. P., Zhao, J. H., Zhou, Z. Y., Wang, J. J., Wang, H., Zhang, L., Li, X. Y., Xiao, Z. A., Wang, K. Y., Qin, C. Y., Wang, G., Pei, Y. F., Li, H., Ren, D. L., Chen, J. S., Liu, Q. Small, 2019, 15, 1901423.
- Zhou, Y., Liu, D. N., Wang, J. H., Cheng, Z. Q., Liu, L., Yang, N., Liu, Y. X., Xia, T., Liu, X. Y., Zhang, X., Ye, C., Xu, Z., Xiong, W., Chu, P. K., Yu, X. F. Acs Appl. Mater. Inter. 2020, 12, 25108.
- Wang, B. L., Luo, H., Wang, X. W., Wang, E. Z., Sun, Y. F., Tsai, Y. C., Zhu, H., Liu, P., Jiang, K. L., Liu, K. ACS Nano 2020, 14, 175.
- 4. Xu, R. J., Jang, H., Lee, M. H., Arnanov, D., Cho, Y., Kim, H., Park, S., Shin, H. J., Ham, D. *Nano Lett.* 2019, **19**, 2411.
- 5. Cheng, P. F., Sun, K., Hu, Y. H. Nano Lett. 2016, 16, 572.
- Zhu, K. C., Liang, X. H., Yuan, B., Villena, M. A., Wen, C., Wang, T., Chen, S. C., Hui, F., Shi, Y. Y., Lanza, M. ACS Appl. Mater. Inter. 2019, **11**, 37999.
- 7. Son, D., Chae, S. I., Kim, M., Choi, M. K., Yang, J., Park, K., Kale, V. S., Koo, J. H., Choi, C., Lee, M., Kim, J. H., Hyeon, T., Kim, D. H. *Adv. Mater.* 2016, **28**, 9326.