Electronic Supplementary Material (ESI) for Sustainable Energy & Fuels. This journal is © The Royal Society of Chemistry 2024

Supplementary Information

Silicon nanowire-incorporated efficient and flexible PEDOT:PSS/silicon hybrid solar cells

Deepak Sharma^{1,2,3}, Ruchi K. Sharma^{1,2}, Avritti Srivastava^{1,2}, Vamsi K. Komarala⁴, Arman Ahnood³, Pathi Prathap^{1,2}, Sanjay K. Srivastava^{1,2)*}

¹Photovoltaic Metrology Section, Advanced Materials and Device Metrology Division,

CSIR-National Physical Laboratory, Dr. K.S. Krishnan Marg, New Delhi-110012, India

²Academy of Scientific and Innovative Research (AcSIR), Ghaziabad-201002, India

³School of Engineering, RMIT University, Melbourne, VIC-3000, Australia

⁴Department of Energy Science and Engineering, Indian Institute of Technology Delhi, New

Delhi-110016, India

*E-mail: srivassk@nplindia.org



Figure S1. Digital image of 50 μ m thin c-Si wafer showing a bending radius of ~10 mm.



Figure S2. Digital image of thin Si wafers (a) planar, (b) 90s etched SiNW, (c) prepared $4.5 \times 4.5 \text{ cm}^2$ black Si wafers for solar cell fabrication.



Figure S3. Optical Microscopic images of (a) PEDOT:PSS/Si (b) PEDOT:PSS/SiNW-Si THSC top surface view.



Figure S4. Cross-sectional FESEM images of (**a**) THSC₄₀₀, (**b**) THSC₆₀₀, (**c**) THSC₈₀₀, (**d**) THSC₁₀₀₀, (**e**) THSC₁₂₀₀; (**f**) Plot illustrating the thickness of polymer PEDOT:PSS layer for respective spin speed parameter (rpm).



Figure S5. Simulated reflection of planar Si with and without PEDOT:PSS layer coating.



Figure S6. Normalized electric field distribution profiles of PEDOT:PSS coated (a) planar Si, and SiNW arrays of length (b) 170 nm and (c) 560 nm for incident light of $\lambda = 650$ nm using FDTD simulation.



Figure S7. J-V characteristics (a) Illuminated, (b) Dark; and (c) EQE of the SiNW-based THSCs with spin speed variation.



Figure S8. Reflection plots for the PEDOT:PSS coated thin Si wafers with varying PEDOT:PSS thickness (rpm variation). 'TS-x', where x represents their respective rpm. The inset in the figure shows that the TS-600 has minimum reflection.



Figure S9. Nyquist plots at 0 bias voltage for SiNW-based THSCs with spin speed variation and the equivalent circuit model used for fitting, shown in the inset.

Reference	Wafer Thickness	Device Structure	Efficiency	Comment	
[35]	8.6 µm	 2.1 μm long SiNW Ag/PEDOT:PSS/SiNW/c-Si/Ag-NS/Al₂O₃/Ni-Ag 	6.62%	LongerSiNW,ComplexStructure with Al2O3 and Ag NS	
[36]	20 µm	• 180 nm nanopores structure followed by TMAH treatment	8.7%	Active area is just 0.25 cm ²	
[37]	60 µm	 Si nanoholes on microtextured surface Heavily doped N⁺ BSF layer ITO/PEDOT:PSS/SiNH-μT Si/N⁺/Ti/Ag 	12%	Lacks flexibility due to ITO substrate	
[38]	20 µm	• Si nanopores	8.47%	Procedure became excessively	
		• Highly doped N ⁺ BSF layer	12.1%	prolonged and involved a high	
		 MACE reconstruction Ag/PEDOT:PSS/SiNP/Si/N⁺/Ag 	13.6%	thermal budget process, potentially deviating from the fundamental objective of the low- temperature, cost-effective HHSCs concept	
[39]	65 µm	 900 nm SiNW on a textured polyimide substrate (to avoid transmission loss in thin Si) Ag/PEDOT:PSS/SiNW/Si/Ag/PI substrate 	2.58%	Very Low PCE reported	
[40]	45 µm	• SiNW fabricated via nanosphere lithography	7.79%	-	
	23 µm	followed by MACE Ag/PEDOT:PSS/SiNW/Si/A1 	7.29%	Active area is just 0.5 cm ²	
[41]	14 µm	• SiNW with TMAH treatment	9.1%	Highest for SiNW-based thin	
		• SiNW without TMAH treatment	6.6%	HHSCs. The device area is just 0.8 cm^2	

	Illuminated J-V			Dark J-V			EQE	
Device Set	V _{oc}	J_{sc}	FF	PCE	J_0	n	ф _{bi}	J _{sc,EQE}
	(V)	(mA/cm^2)	(%)	(%)	(A/cm^2)	11	(eV)	(mA/cm^2)
THSC400	0.507 ± 0.003	20.61 ± 0.81	69.22 ± 2.90	7.26 ± 0.61	5.15×10^{-9}	1.47	0.92	20.01
	0.509	21.21	72.66	7.85				
THSC600	0.514 ± 0.004	24.93 ± 1.65	67.05 ± 2.50	8.40 ± 0.65	1.92×10^{-8}	1.59	0.89	25.14
	0.515	26.68	65.49	9.00				
THEC	0.510 ± 0.001	23.32 ± 1.68	68.15 ± 3.72	8.11 ± 0.59	-9.46×10^{-9}	1.51	0.90	22.63
115C800	0.511	24.28	70.63	8.77				
THSC1000	0.510 ± 0.002	22.34 ± 1.89	67.13 ± 3.77	7.64 ± 0.47	-3.79×10^{-8}	1.71	0.87	22.59
	0.513	24.38	65.20	8.16				
THSC 1200	0.482 ± 0.004	23.29 ± 1.54	63.91 ± 3.25	7.17 ± 0.46	1.64×10^{-7}	1.82	0.83	23.00
	0.483	24.94	64.51	7.77				

Table S2. Device performance parameters[#] for THSCs fabricated on thin SiNW textured wafers with spin speed variation for polymer coating.

The data in bold correspond to each set's 'champion cell' parameters. The statistics present the mean with S.D. of four cells of each set processed under identical conditions on the same Si wafer.

Table S3. Device performance parameters of the THSC₀, THSC₉₀ and THSC₃₀₀ solar cells (new set) and change in parameters after 10 bending cycles.

Solar cell and performance parameters		Before Bending	After Bending	% Change* (±)
TUSC	$V_{oc}(V)$	0.502	0.501	0.2%
	J_{sc} (mA/cm ²)	21.01	20.92	0.4%
11150()	FF (%)	72.03	71.45	0.8%
	PCE (%)	7.62	7.56	0.8%
	$V_{oc}(V)$	0.518	0.516	0.4%
TUSC	J_{sc} (mA/cm ²)	24.05	23.98	0.3%
115090	FF (%)	69.87	69.35	0.7%
	PCE (%)	8.72	8.69	0.3%
	$V_{oc}(V)$	0.481	0.478	0.6%
TUSC	J_{sc} (mA/cm ²)	22.22	21.99	1.0%
INSC300	FF (%)	68.00	67.28	1.0%
	PCE (%)	7.25	7.18	0.9%

* % change = $\frac{|After bending - Before bending|}{Before bending} \times 100\%$