

Supporting information:

Synthesis of Air-Stable 1T-CrS₂ Thin Films and Their Application in High-Performance Floating-Gate Memory

*Yu Yao, Bicheng Wang, Yixiang Li, Wenting Hong, Xu He, Zhipeng Fu, Qian Cai, Wei Liu**

CAS Key Laboratory of Design and Assembly of Functional Nanostructures, and Fujian Provincial Key Laboratory of Materials and Techniques toward Hydrogen Energy, Fujian Institute of Research on the Structure of Matter, Chinese Academy of Sciences, Fuzhou, Fujian, 350002, PR China

College of Chemistry, Fuzhou University, Fuzhou, 350108, PR China

Fujian Science & Technology Innovation Laboratory for Optoelectronic Information of China, Fuzhou, Fujian 350108, P. R. China.




Figure S1. (a) Schematic diagram of the synthesis of CrS_2 thin layer by chemical vapor deposition (CVD) .




Figure S2. (a, b, c) OM images displaying the growth-time dependency of CrS_2 flakes synthesized at a consistent temperature of 720°C on mica substrates. The domain sizes of single CrS_2 crystals increase with growth times, reaching dimensions of approximately $33\ \mu\text{m}$ in 5 minutes (a), $90\ \mu\text{m}$ in 15 minutes (b), and $150\ \mu\text{m}$ in 20 minutes (c). The scale bars are $10\ \mu\text{m}$ (a), $30\ \mu\text{m}$ (b), and $50\ \mu\text{m}$ (c), respectively. (d, e, f) OM images illustrating the dependence of growth on temperature for CrS_2 flakes on mica, synthesized under identical conditions for a duration of 10 minutes. The coverage percentages are approximately 50% at 700°C (d), 70% at 720°C (e), and 90% at 740°C (f). The scale bars are $25\ \mu\text{m}$ for each.




Figure S3. (a) Representative AFM images of CrS₂ nanosheets on mica substrates (grown with H₂ and Ar) through measuring their thicknesses by AFM height profiles. The scale bar is 10 μm (b) AFM schematic diagram and planing height statistical data of CrS₂ nanosheets grown on mica substrate under Ar atmosphere only.




Figure S4. (a, b, c) EDS map of chromium and sulfur elements enlarged ten times. The scale bar is 50 nm). (d) EDS elemental analysis of a CrS_2 flake on a TEM grid showing an atomic ratio of Cr and S around 1:1.93.




Figure S5. (a) The cross-sectional line profiles of thin CrS_2 sheets. (b, c) The thickness of the channel layer (MoS_2) and tunneling layer ($h\text{-BN}$) in the memory devices.




Figure S6. (a, b) Typical output and transfer curves of the CrS₂-based FET. There is no significant change in electrical properties compared with a month ago.




Figure S7. (a, b) The thickness of the channel layer (*h*-BN) and tunneling layer (MoS₂) Raman Spectra in FG memory.




Figure S8. Extraction of the memory window under the control gate voltage range of 80 V. (a) The x-intercept of the linear fit indicates $V_T^{\text{Forward}} \approx -55$ V. (b) The x-intercept of the linear fit indicates $V_T^{\text{Backward}} \approx 71$ V.





Figure S9. Device output curve after being placed in indoor environment for one month.



The window ratio of the memory device and the thickness of h-BN and MoS ₂				
□ Window ratio ≈ 68% h-BN : 10.5 nm MoS ₂ : 2.3 nm	② Window ratio ≈ 56% h-BN : 9.5 nm MoS ₂ : 6.3 nm	③ Window ratio ≈ 48% h-BN : 9.4 nm MoS ₂ : 7.3 nm	④ Window ratio ≈ 53% h-BN : 10.2 nm MoS ₂ : 8.2 nm	⑤ Window ratio ≈ 57% h-BN : 11.0 nm MoS ₂ : 5.8 nm
⑥ Window ratio ≈ 56% h-BN : 9.8 nm MoS ₂ : 7.2 nm	⑦ Window ratio ≈ 63% h-BN : 11.5 nm MoS ₂ : 7.1 nm	⑧ Window ratio ≈ 54% h-BN : 10.0 nm MoS ₂ : 3.1 nm	⑨ Window ratio ≈ 64% h-BN : 9.1 nm MoS ₂ : 5.6 nm	⑩ Window ratio ≈ 52% h-BN : 9.3 nm MoS ₂ : 4.6 nm

Figure S10. Transfer curve (I_{ds} - V_{bg}) of ten different floating gate memories at a fixed source-drain voltage V_{ds} of 0.1 V. Corresponding OM images of ten FG device, the thickness range of h-BN is approx 9.1 nm - 11.0 nm and the thickness range of MoS₂ is approx 2.3 nm – 7.3 nm. The window ratio fluctuates within a smaller range, around 48% to 68%.




Figure S11. Schematic of the energy band diagram of memory. Calculate from DFT, the electron affinities of CrS₂ are 5.4 eV. The electron affinities of MoS₂ and h-BN are 4.2 eV and 2.0 eV respectively. The band gaps of multilayer MoS₂ and h-BN are 1.2 eV-1.8 eV and 5.9 eV respectively,^{1,2} so the potential barriers at the MoS₂/h-BN interface are $\phi_e = 2.2$ eV and $\phi_h = 1.9$ eV-2.5 eV. The potential barriers at the CrS₂/h-BN interface are $\phi_e = 3.4$ eV and $\phi_h = 2.5$ eV, respectively. Enough to block carriers stored in the floating gate.^{2,3}




Figure S12. (a) Schematic illustration of the FG device. (b) The equivalent circuit diagram of the FG memory device.




Figure S13. I-t curves of the memory device at ten distinct conductive levels for ≈ 3000 s. back gate pulses increased from 30 to 40 V with gate pulse of 10 ms.




Figure S14. Photoresponse memory properties as a function of exposure time. Time dependent I_{ds} under the 635 nm illumination with a light power of 28.25 nW at $V_{ds} = 0.1$ V.




Figure S15. Energy band diagram of the FG memory device in different optoelectronic memory

Table S1. Comparison of the performance of our floating-gate memory devices based on metal materials with other devices partially based on 2D metal floating-gate materials.

Device structure	Window ratio(%)	On/off	Reference
MoS ₂ /HfO ₂ /Al/HfO ₂	~25%	~10 ⁶	4
MoS ₂ /HfO ₂ /Ag/HfO ₂	~30%	~10 ⁶	4
MoS ₂ /HfO ₂ /Co/HfO ₂	~27%	~10 ⁷	4
MoS ₂ /HfO ₂ /Au/HfO ₂	~50%	~10 ⁷	4
MoS ₂ /h-BN/Au/SiO ₂	~42%	~10 ⁷	5
SnS ₂ /h-BN/Au/SiO ₂	~58%	~10 ⁷	5
Au/h-BN/MoS ₂ /h-BN/SiO ₂	~50%	~10 ⁶	6
MoS ₂ /h-BN/CrS ₂ /SiO ₂	~79%	~10 ⁷	This Work

Supplementary Notes

Equivalent circuit diagram of the memory is shown in the FigureS12. The electric field intensity in h-BN (E_{h-BN}) and SiO₂ (E_{SiO_2}) dielectric can be given by the following formula based on the principle of superposition of electric potential and charge conservation law. ⁷

$$E_{h-BN}d_{h-BN} + E_{SiO_2}d_{SiO_2} = V_{cg} \quad (1)$$

$$C_{h-BN} = \epsilon_{h-BN}d_{h-BN}/S_1 \quad (2)$$

$$C_{SiO_2} = \epsilon_{SiO_2}d_{SiO_2}/S_2 \quad (3)$$

where d_{h-BN} , d_{SiO_2} , V_{cg} , ϵ_{h-BN} , ϵ_{SiO_2} , S_1 , and S_2 are the thicknesses of h-BN tunnel dielectric and SiO₂ oxide dielectric, control gate voltage, relative dielectric constants of h-BN and SiO₂, contact areas of MoS₂/ CrS₂ and CrS₂/control gate, and the amount of electrons tunneling through h-BN dielectric per unit area, respectively. According to the above formula, the V_{cg} increases with the increase of SiO₂ thickness.

References

- 1 J. Zha, Y. Xia, S. Shi, H. Huang, S. Li, C. Qian, H. Wang, P. Yang, Z. Zhang and Y. Meng, *Advanced Materials*, 2024, **36**, 2308502.
- 2 L. Liu, C. Liu, L. Jiang, J. Li, Y. Ding, S. Wang, Y.-G. Jiang, Y.-B. Sun, J. Wang and S. Chen, *Nature nanotechnology*, 2021, **16**, 874-881.
- 3 H. Wang, H. Guo, R. Guzman, N. JiaziLa, K. Wu, A. Wang, X. Liu, L. Liu, L. Wu and J. Chen, *Advanced Materials*, 2024, 2311652.
- 4 J. Wang, X. Zou, X. Xiao, L. Xu, C. Wang, C. Jiang, J. C. Ho, T. Wang, J. Li and L. Liao, *Small*, 2015, **11**, 208-213.
- 5 M. A. Khan, S. Yim, S. Rehman, F. Ghafoor, H. Kim, H. Patil, M. F. Khan and J. Eom, *Materials Today Advances*, 2023, **20**, 100438.
- 6 S. H. Kim, S.-G. Yi, M. U. Park, C. Lee, M. Kim and K.-H. Yoo, *ACS Applied Materials & Interfaces*, 2019, **11**, 25306-25312.
- 7 L. Wu, A. Wang, J. Shi, J. Yan, Z. Zhou, C. Bian, J. Ma, R. Ma, H. Liu and J. Chen, *Nature nanotechnology*, 2021, **16**, 882-887.