

## Supporting information

### Well-balanced Hole and Electron Charge Transport in an Organic P-type-Insulator-N-type Layered Sandwich Structure


Jaechan song <sup>a</sup>, Youngmin Han <sup>a</sup>, and Hocheon Yoo <sup>a, \*</sup>

<sup>a</sup> Department of Electronic Engineering, Gachon University, Seongnam 13120, Republic of Korea


---

\* Corresponding author


Email address: hyoo@gachon.ac.kr (H. Yoo)




**Fig. S1** (a) Transfer curve of PD transistor with gate leakage current in p-type mode operation, gate-source voltage ( $V_{GS}$ ) ranging from -50 V to 20 V, drain-source voltage ( $V_{DS}$ ) at -50 V. (b) Transfer curve of PPD transistor with gate leakage current in p-type mode operation,  $V_{GS}$  ranging from -50 V to 20 V,  $V_{DS}$  at -50 V.




**Fig. S2** Dual sweep transfer curve of (a) PD and (b) PPD transistor with gate leakage current in p-type mode operation,  $V_{GS}$  ranging from -50 V to 20 V,  $V_{DS}$  increasing from -10 V to -50 V




**Fig. S3** Transfer curve of a PD transistor in n-type mode with  $V_{GS}$  increasing from -20 V to 50 V and  $V_{DS}$  increasing variations.




**Fig. S4** Output curve of a PD transistor in n-type mode with  $V_{DS}$  from 0 V to 50 V and  $V_{GS}$  variations.




**Fig. S5** 50 transfer curves measured to evaluate the uniformity of PD transistors and extract reliable electrical parameters






**Fig. S6** Transfer curve of a PPD transistor in n-type mode with  $V_{GS}$  increasing from -20 V to 50 V and  $V_{DS}$  increasing variations.







**Fig. S7** Output curve of a PD transistor in n-type mode with  $V_{DS}$  from 0 V to 50 V and  $V_{GS}$  variations.




**Fig. S8** 50 transfer curves measured to evaluate the uniformity of PPD transistors with balanced hole and electron currents due to the parylene interlayer and to extract reliable electrical parameters.







**Fig. S9** The transfer curves of four PPD transistors located at the four edges of a 4-inch wafer, the voltage bias conditions of  $V_{GS}$  from -50 V to 20 V and  $V_{DS}$  from -10 V to -50 V.





**Fig. S10** (a) actual images of PPD transistor with banded state, flat state. Transfer curve of (b) PPD and (c) PD transistor realized on the flexible substrate (Business card) with  $V_{GS}$  from -20 V to 20 V,  $V_{DS}$  from -10 V to -30 V.



**Fig. S11** Histogram of drain current extracted from the (a) PD and (b) PPD transistor, the voltage bias condition was  $V_{GS}$  at -50 V,  $V_{DS}$  increasing from -20 V to -50 V.




**Fig. S12** (a) Transfer curve of parylene/PTCDI-C13 transistor at  $V_{DS} = 50 \text{ V}$  (b) Transfer curve of parylene/PTCDI-C13/parylene transistor at  $V_{DS} = 50 \text{ V}$ .




**Fig. S13** (a) Transfer curve of parylene/DNTT transistor at  $V_{DS} = -50 \text{ V}$  (b) Transfer curve of parylene/parylene/DNTT transistor at  $V_{DS} = -50 \text{ V}$ .






**Fig. S14** XPS results for compositional analysis of organic small molecules (a) PTCDI-C13 and (b) DNTT



**Fig. S15** Analysis of (a) PTCDI-C13 and (b) DNTT UPS examined to extract energy band diagrams.



**Fig. S16** UV-visible results of (a) PTCDI-C13 and (b) DNTT analyzed to investigate the energy bandgap.

# Vacuum level





Fig. S17 Energy band diagram of DNTT, PTCDI-C13, Au.



**Fig. S18** Voltage transfer curve of a Type 2 inverter with PD transistor as pull-up device and PPD transistor as pull-down device.

Semiconductor	$V_{DS}(V)$	$I_{hole}/I_{electron} (A \cdot A^{-1})$	$V_{TS} (V)$	Reference
PDPP-Pya (ambipolar)	-60	$\approx 10$	-22.2	[1]
4HNI (ambipolar)	-60	$\approx 10$	-10	[2]
PDITTTT (n-type) / C8-BTBT (p-type)	-180	N/A	-25	[3]
ZnO (n-type) / PDPPBTT (p-type)	-30	$\approx 10$	-10	[4]
C6-DPA (p-type) / F16CuPc (n-type)	-60	$\approx 10$	-5	[5]
MoS <sub>2</sub> (n-type) / BTBT (p-type)	-3	N/A	-6	[6]
DNTT (p-type)/ PTCDI-C13(n-type)	-10	0.004	-11	<b><i>This work</i></b>
DNTT (p-type) /parylene (dielectric)/ PTCDI-C13(n-type)	-10	1.08	0	<b><i>This work</i></b>

**Table S1** Table for the recent fabrication methods and performance trends of ambipolar transistors.

PD transistor	$I_{\text{Hole}} (V_{\text{GS}} = -50 \text{ V})$	$I_{\text{Electron}} (V_{\text{GS}} = 20 \text{ V})$	$V_{\text{TS}}$
$V_{\text{DS}} = -20 \text{ V}$	$6.61 \pm \frac{2.16 \times 10^{-10}}{\text{A}}$	$3.45 \pm 1.04 \times 10^{-7} \text{ A}$	$-23 \pm 2.83 \text{ V}$
$V_{\text{DS}} = -30 \text{ V}$	$8.65 \pm \frac{6.67 \times 10^{-10}}{\text{A}}$	$6.73 \pm 1.74 \times 10^{-7} \text{ A}$	$-29 \pm 6.04 \text{ V}$
$V_{\text{DS}} = -40 \text{ V}$	$9.90 \pm \frac{7.83 \times 10^{-10}}{\text{A}}$	$1.09 \pm 0.25 \times 10^{-6} \text{ A}$	$-35 \pm 5.20 \text{ V}$
$V_{\text{DS}} = -50 \text{ V}$	$1.08 \pm 0.87 \times 10^{-9} \text{ A}$	$1.57 \pm 0.32 \times 10^{-6} \text{ A}$	$-42 \pm 4.56 \text{ V}$

**Table S2** Specifying the average values of  $I_{\text{Hole}}$  when  $V_{\text{GS}}$  is -50 V and  $V_{\text{DS}}$  is increased from -20 V to -50 V,  $I_{\text{Electron}}$  when  $V_{\text{GS}}$  is 20 V and  $V_{\text{DS}}$  is increased from -20 V to -50 V, and  $V_{\text{TS}}$  when  $V_{\text{DS}}$  is increased from -20 V to -50 V in 50 PD transistor.

PPD transistor	$I_{\text{Hole}} (V_{\text{GS}} = -50 \text{ V})$	$I_{\text{Electron}} (V_{\text{GS}} = 20 \text{ V})$	$V_{\text{TS}}$
$V_{\text{DS}} = -20 \text{ V}$	$2.00 \pm 0.34 \times 10^{-7} \text{ A}$	$1.37 \pm 0.84 \times 10^{-8} \text{ A}$	$-2.18 \pm 2.83 \text{ V}$
$V_{\text{DS}} = -30 \text{ V}$	$2.74 \pm 0.39 \times 10^{-7} \text{ A}$	$3.45 \pm 0.46 \times 10^{-7} \text{ A}$	$-5.98 \pm 2.62 \text{ V}$
$V_{\text{DS}} = -40 \text{ V}$	$3.39 \pm 0.56 \times 10^{-7} \text{ A}$	$6.04 \pm 0.71 \times 10^{-7} \text{ A}$	$-9.54 \pm 2.56 \text{ V}$
$V_{\text{DS}} = -50 \text{ V}$	$3.86 \pm 0.86 \times 10^{-7} \text{ A}$	$9.45 \pm 1.07 \times 10^{-7} \text{ A}$	$-14 \pm 2.45 \text{ V}$

**Table S3** Specifying the average values of  $I_{\text{Hole}}$  when  $V_{\text{GS}}$  is -50 V and  $V_{\text{DS}}$  is increased from -20 V to -50 V,  $I_{\text{Electron}}$  when  $V_{\text{GS}}$  is 20 V and  $V_{\text{DS}}$  is increased from -20 V to -50 V, and  $V_{\text{TS}}$  when  $V_{\text{DS}}$  is increased from -20 V to -50 V in 50 PPD transistor.



## - Reference

- [1]. . Z. Chen, M. Li, M. Hu, S. Wang, Z. Miao, S. Xu, C. Chen, H. Dong, W. Huang and R. Chen, *Journal of Materials Chemistry C*, 2020, **8**, 2094-2101.
- [2]. T. Kitamori, D. Yoo, K. Iijima, T. Kawamoto and T. Mori, *ACS Applied Electronic Materials*, 2019, **1**, 1633-1640.
- [3]. X. Zhao, T. Liu, H. Liu, S. Wang, X. Li, Y. Zhang, X. Hou, Z. Liu, W. Shi and T. J. S. Dennis, *ACS Appl. Mater. Interfaces*, 2018, **10**, 42715-42722.
- [4]. S. Guo, J. Yao, Y. Wang, L. Zhang, F. Zhai, X. Zhang, Y. Feng, W. Feng, X. Zhang and J. Jie, *Journal of Materials Chemistry C*, 2021, **9**, 5758-5764.
- [5]. M. Yoon and J. Lee, *Journal of Materials Chemistry C*, 2021, **9**, 9592-9598.
- [6]. Y. Wang, Q. Liao, D. She, Z. Lv, Y. Gong, G. Ding, W. Ye, J. Chen, Z. Xiong and G. Wang, *ACS Appl. Mater. Interfaces*, 2020, **12**, 15370-15379.