

Supplementary Information

Reducing MoS₂ FET contact resistance by stepped annealing to optimize device performance

Peng Liu,^{†a} Xin Lin,^{†b} Zewen Li,^b Dianyou Song,^{*a} Fang Wang,^{*a} Yan Cheng,^c Sannian Song^d and Kailiang Zhang^{*a}

a Tianjin Key Laboratory of Film Electronic & Communication Devices, School of Integrated Circuit Science and Engineering, Tianjin University of Technology, Tianjin 300384, China.

b School of Materials Science and Engineering, Tianjin University of Technology, Tianjin 300384, China.

c Key Laboratory of Polar Materials and Devices (MOE), Department of Electronics, East China Normal University, Shanghai 200241, China.

d Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China.

Corresponding authors

E-mail address: youdiansong@163.com(Dianyou Song), fwang75@163.com(Fang Wang), kailiang_zhang2007@163.com(Kailiang Zhang).




Fig S1. Output characteristics of the MoS₂ FET at varying V_{gs} after annealing at (a) 200°C (b) 250°C (c) 350°C.




Fig S2. The statistical results of contact resistance of 30 devices (a) before annealing and after annealing at (b) 200°C, (c) 250°C, (d) 300°C, (e) 350°C.




Fig S3. Transfer characteristic curves of MoS₂ FETs (a) before and (b) after 300°C annealing at different operating temperatures.